System-on-Chip Design Engineer
This role is for a System-on-Chip Design Engineer in Redmond, WA, with a contract length of unspecified duration and a pay rate of "unknown." Candidates should have 8-10 years of experience in SystemVerilog/UVM, ASIC development, and relevant scripting languages.